

Please type a plus sign (+) inside this box → ☒

PTO/SB/05 (1/98)
Approved for use through 09/30/2000. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. 31876.0140

First Inventor or Application Identifier Blomgren

Title Software Modeling of Logic Signals Capable of Holding More than Two Values

Express Mail Label No. EL275252900US

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

ADDRESS TO: Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231

1. ☒ * Fee Transmittal Form (e.g., PTO/SB/17)
(Submit an original, and a duplicate for fee processing)
2. ☒ Specification [Total Pages 39]
(preferred arrangement set forth below)
- Descriptive title of the invention
 - Cross References to Related Applications
 - Statement Regarding Fed sponsored R & D
 - Reference to Microfiche Appendix
 - Background of the invention
 - Brief Summary of the invention
 - Brief Description of the Drawings (if filed)
 - Detailed Description
 - Claim(s)
 - Abstract of the Disclosure

3. ☒ Drawing(s) (35 U.S.C. 113) [Total Sheets 8]

4. Oath or Declaration [Total Pages]

- a. ☒ Newly executed (original or copy)
- b. ☐ Copy from a prior application (37 C.F.R. § 1.63(d))
(for continuation/divisional with Box 17 completed)
[Note Box 5 below]
- i. ☐ DELETION OF INVENTOR(S)
Signed statement attached deleting
inventor(s) named in the prior application,
see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).

5. ☐ Incorporation By Reference (useable if Box 4b is checked)
The entire disclosure of the prior application, from which a
copy of the oath or declaration is supplied under Box 4b, is
considered to be part of the disclosure of the accompanying
application and is hereby incorporated by reference therein.

6. ☐ Microfiche Computer Program (Appendix)
7. Nucleotide and/or Amino Acid Sequence Submission
(if applicable, all necessary)
- a. ☐ Computer Readable Copy
- b. ☐ Paper Copy (identical to computer copy)
- c. ☐ Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

8. ☒ Assignment Papers (cover sheet & document(s))
9. ☐ 37 C.F.R. §3.73(b) Statement (when there is an assignee) ☐ Power of Attorney
10. ☐ English Translation Document (if applicable)
11. ☒ Information Disclosure Statement (IDS)/PTO-1449 ☒ Copies of IDS Citations
12. ☐ Preliminary Amendment
13. ☒ Return Receipt Postcard (MPEP 503)
(Should be specifically itemized)
14. ☐ * Small Entity Statement(s) ☐ Statement filed in prior application.
(PTO/SB/09-12) Status still proper and desired
15. ☐ Certified Copy of Priority Document(s)
(if foreign priority is claimed)
16. ☐ Other:

* A new statement is required to be entitled to pay small entity fees, except where one has been filed in a prior application and is being relied upon.

17. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No: _____

Prior application information: Examiner _____ Group / Art Unit: _____

18. CORRESPONDENCE ADDRESS

☐ Customer Number or Bar Code Label

21966

(Insert Customer No. or Attach bar code label here)

or ☒ Correspondence address below

Name

Matthew J. Booth

Strasburger & Price, LLP

Address

600 Congress Ave., Ste. 2600

City

Austin

State

TX

Zip Code

78701

Country

USA

Telephone

(512) 499-3600

Fax

(512) 499-3660

Name (Print/Type)

Matthew J. Booth

Registration No. (Attorney/Agent)

35,454

Signature

Matthew J. Booth

Date

9-24-99

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

31876.0140

PATENT

IN THE UNITED STATES PATENT & TRADEMARK OFFICE

Inventor(s): Blomgren, et. al.
Serial No.:
Filed: New Application
For: Software Modeling of Logic Signals Capable of Holding More Than Two Values
Docket No.: 31876.0140

Inventors: James S. Blomgren
Fritz A. Boehm

Prepared by:

Matthew J. Booth
Karen S. Wright
Strasburger & Price, L.L.P.
600 Congress, Suite 2600
Austin TX 78701
Tel: 512-499-3600
Fax: 512-499-3660

Customer Account No.: 21966
Deposit Account No.: 19-4547

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to the field of digital system simulation, and more specifically, to simulating non-binary digital systems, defined as digital systems wherein input and output signals can have more than two defined logical states. In particular, the present invention provides an efficient methodology and environment for simulating digital systems designed in the N-nary logic design style.

Description of the Related Art

N-nary logic is a new dynamic logic design style fully described in a copending patent application, U.S. Pat. App. Ser. No. 09/019355, filed 2-5-98, now U.S. Pat. No. _____, and titled "Method and Apparatus for a N-Nary logic Circuit Using 1-of-4 Encoding", which is incorporated herein for all purposes and is hereinafter referred to as "The N-nary Patent."

Supporting a new logic design style requires the invention of new design support techniques and tools to facilitate the computer-aided design and analysis of logic circuits and their constituent subcircuits. The N-nary logic design style is no exception. For example, the following copending patent applications, incorporated herein for all purposes, disclose a computer-aided design methodology and tool, and an associated hardware description language suitable for use by designers employing the N-nary logic design style:

| U.S. Pat. App. Ser. No. | Date Filed | U.S. Pat. No. | Title |
|----------------------------|---------------|---------------|--|
| 09/210,408 | Dec. 11, 1998 | _____ | Method and Apparatus for N-nary Hardware Description Language |
| 09/210,410 | Dec. 11, 1998 | _____ | Method and Apparatus for N-nary Logic Circuit Design Tool |

1 These applications are collectively referred to hereinafter as "The N-nary Design Tools Patents."

2 The N-nary Design Tools Patents disclose a methodology and apparatus for describing and
3 developing the physical design and interconnectivity of N-nary gates and circuits. As described in the
4 N-nary Design Tools Patents, a designer developing a logic circuit in the N-nary logic style produces
5 a syntax statement, preferably encoded in a combination of ANSI C and the N-nary C language
6 disclosed in U.S. Patent Application Serial No. 09/210,408. This syntax statement describes both
7 the logical function implemented by the logic circuit being designed and the specific configuration of
8 transistors required to build said circuit. As described in detail in the N-nary Design Tools Patents,
9 the design tool disclosed therein compiles the syntax statement and generates both a behavioral
10 model, which is a software-implemented simulation of the logic circuit under design, and a schematic,
11 which is a physical description of the logic circuit under design. The focus of the present invention
12 is on the content and use of the behavioral model that is an output of the design tool.

13 As semiconductors have become more and more advanced, with increasingly complex levels
14 of integration, semiconductor designers have come to rely upon the use of software behavioral
15 models to simulate and verify circuits under design as an important part of the design process.
16 Commercially-available proprietary logic simulation tools have been developed to support this
17 verification effort. These simulators operate on a behavioral model of a circuit under design by
18 providing simulated inputs having various characteristics, and determining the associated outputs.

19 The simplest logic simulators in use today for binary-based designs are two-state models,
20 meaning that they model only the two valid logical states of binary wires and gates (either a 1 or a
21 0). More sophisticated models also account for a number of other possible states of the wires and
22 gates in a binary design. Three-state models provide for both valid logical states, plus the

uninitialized state (i.e., possible states in a three-state model are 1, 0, and X). This is a popular extension because it may allow designers to simplify the hardware of complex designs by eliminating power-on reset functions in as much of the logic as possible. A three-state simulation allows the designer to ensure that no operation depends upon a gate output until that gate output is loaded from a valid, defined source.

Four-state models add the "undriven" or high-impedance state (commonly designated "Z"). This is particularly useful for wires that can be driven from more than one location. Only one driver is allowed to drive the wire at a time, with the remainder being put into a high impedance state. The value of the wire is determined by finding a driver in the low impedance state and selecting its output value.

There are a variety of extensions beyond the four-state model where the degree to which the driver is being driven is included for each possible logical value. For example, a simple nine-state model extends the four-state model by replacing the Z state with the S, R and Z state modifiers, or strengths. The S state indicates the value is driven "strong", usually by having an ON transistor connected to the appropriate power or ground plane. The R state indicates that the value is driven "weak", usually by having a resistor (often constructed from a properly biased transistor) connected to the appropriate power or ground plane. The Z state indicates the wire is not driven, but the value which last appeared on the wire is included. In this way, the wire is modeled as a capacitor which retains its value. A popular variation of the simple nine-state simulator provides for strong and resistive versions of the 0, 1 and X states, along with high-impedance, undefined and uninitialized states, all without regard to the boolean value which last appeared on the wire.

Finally, the twelve-state model extends the simple nine-state model by providing for indeterminate versions of the 0, 1, and X states.

Table 1 provides a summary of the logic states supported by existing simulation tools currently used to evaluate and verify typical binary-based logic designs.

Table 1

| Model state level | Logic states supported | Definitions |
|-------------------|--|--|
| 2-state | 0, 1 | |
| 3-state | 0, 1, X | X=uninitialized |
| 4-state | 0, 1, X, Z | Z="undriven" or high-impedance |
| 9-state | 0S, 1S, XS, 0R, 1R, XR, 0Z, 1Z, XZ | S="Strongly" driven; R="weakly" driven; Z=not driven, value of wire=last known value |
| MVL-9 | 0S, 1S, XS, 0R, 1R, XR, Z, UI, UD | Z=not driven; last value of wire ignored UI=uninitialized; last value of wire ignored UD=undefined; last value of wire ignored |
| 12-state | 0S, 1S, XS, 0R, 1R, XR, 0Z, 1Z, XZ, 0I, 1I, XI | I=Indeterminate |

Designers have found that while extended-state logic simulation on a computer workstation is a powerful verification tool, it is expensive in terms of the time required to compute the various possible outputs of the design under verification, and in terms of the memory capacity required by the verification system. The overall simulation time is sensitive to the amount of memory used by the simulation as well as the number of individual discrete components of the design to be simulated. The more logic that is being simulated, the more memory that is used. This invention helps to limit the amount of computations and memory required for simulating N-Nary designs which thereby improves performance of the simulation.

To model all possible inputs of a design and determine the output of the design, state-based models commonly use truth tables that correspond to the boolean equation or logic function that the design implements. Assuming that a gate simulation truth table contains an entry for every combination of the gate's inputs and outputs, the size of the truth table is determined by the equation

$$N = (x\text{-state})^{(I+o)}$$

where

N = the number of entries in the truth table;

$x\text{-state}$ = the number of states to be modeled;

I = the number of possible inputs to the gate;

o = the number of possible outputs to the gate.

Applying this equation, we see that using a 4-state model to analyze a gate with a total of ten inputs and outputs would require a truth table with 1024K entries, corresponding to 1024K bytes of memory. Adding two more input or output pins to the gate would increase the size of the truth table to 6384K. As these examples demonstrate, modeling complex binary gates using extended-state modeling on a typical computer workstation quickly becomes impractical, due to memory limitations. Designers working in this area have developed a number of workaround solutions, such as mapping large truth table functions to multiple smaller truth table functions, or ignoring certain states within a multiple-state model for certain designs, to decrease the size of the relevant truth table. Nevertheless, these workaround solutions are less than ideal, and negatively impact the capability of the verification tool and the performance of the simulation itself.

Although these logic simulator tools support multiple states within a design, they were designed for and are most applicable to binary logic. The various states modeled generally relate only

to initialization or drive strength, and the only two valid functional values are logical 0 and logical 1. Attempting to use any of these modeling tools to verify a non-binary N-nary design is complicated and inefficient.

The N-nary logic family supports a variety of signal encodings. All signals in N-nary logic are of the 1-of-N form where N is any integer greater than one. In N-nary logic, a bundle or group of N wires are used to indicate one of N possible signal values. The signal value is determined by which one of the N wires within the bundle is asserted (logical 1). Table 2 demonstrates, using a 1-of-4 N-nary signal as an example, the correlation between the N-nary signal value (in Table 2, decimal values 0-3) and which of the N wires that comprise the N-nary signal (wires A[3] through A[0]) is asserted.

Table 2

| N-nary (1-of-4) Signal A Decimal Value | N-nary (1-of-4) Signal A 1-of-4 wires asserted | | | |
|--|---|------|------|------|
| A | A[3] | A[2] | A[1] | A[0] |
| 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 2 | 0 | 1 | 0 | 0 |
| 3 | 1 | 0 | 0 | 0 |

As shown in Table 2, and described further in the N-nary Patent, more than one wire will never be asserted for a valid 1-of-N signal. Similarly, N-nary logic generally requires that a high voltage be asserted on only one wire for all values, even 0. (Some versions of N-nary logic allow for a valid N-nary “null” signal, where a high voltage is not asserted on any wire. In these versions, a

valid “null” signal is a signal that has not yet evaluated and whose value is not required to accomplish a given function.) In versions that do not support a “null” signal, an N-nary signal that does not have a high voltage asserted on any wire is considered to be an invalid signal.

As Table 2 illustrates, N-nary logic design differs from binary logic in that there is a distinction between an N-nary *wire* and an N-nary *signal*. While N-nary signals are not limited to binary values (an N-nary signal can have N possible values), *each wire* of an N-nary signal can be considered to be binary, in that its functional value can only be either 0 or 1.

Any one N-nary logic gate may comprise multiple input N-nary *signals* and/or multiple output N-nary *signals*. In such a case, a variety of different N-nary signal encodings may be employed. For instance, N-nary design principles would support a gate that comprises two inputs and two outputs, where the inputs are a 1-of-4 signal and a 1-of-2 signal and the outputs are a 1-of-4 signal and a 1-of-3 signal. This gate could be verified using one of the traditional binary verification tools discussed above, applied at the N-nary *wire* (rather than N-nary *signal*) level. However, this gate’s input and output wires total 13. Even a 4-level simulation would require a truth table with 67,109K entries. As this example demonstrates, attempting to simulate even a few N-nary gates at this level would be far too expensive, both in terms of computation time and local workstation cache memory capacity. Therefore, a new simulation tool and methodology enabling designers working in the N-nary logic design style to properly and efficiently verify their designs is required.

SUMMARY

The present invention comprises a method of efficiently simulating logic designs comprising signals that are capable of having more than two unique decimal values and multiple unique drive states, such as designs based upon the new N-nary logic design style. The present invention models N-nary signals in a specific format comprising a signal value field that holds the signal's unique decimal value, a signal strength field that conveys the signal's drive state, and a signal definition field that conveys whether the signal is a defined or an undefined signal. The unique decimal value of defined signals occupies the least significant bits in the model, thus allowing the simulator to perform mathematical and logical operations on the gate's input and output signals at the signal value level, rather than at the wire/bit level.

The simulator, sometimes also referred to herein as a behavioral model, comprises an executable software-implemented simulation model that is compiled from a gate syntax statement and one or more simulation environment files. The simulator generally comprises a plurality of instructions wherein the decimal values of a gate's input logic signals, modeled in accordance with the conventions described above, are determined and mathematically or logically manipulated to obtain the decimal value of each of the gate's one or more output logic signals. Simulating gates such as adders, buffers, and multiplexers by mathematically and/or logically manipulating the decimal values of the gates' input and output signals is a much more efficient approach than traditional binary-based simulation techniques, where simulation of these kinds of gates can require complex truth tables as described above, and/or breaking the gate down into its primitive logic components.

The simulator of the present invention comprises an input logic signal model reader that determines the unique decimal value of the gate's modeled input signals that are defined signals, an

1 arithmetic/logical operator that mathematically and/or logically manipulates the decimal values of the
2 gate's input signals to obtain the decimal value of the gate's output signals, an output logic signal
3 model generator that generates a signal model for each of the output logic signals determined by the
4 arithmetic/logical operator, and an output message generator that generates one or more output
5 messages that pack relevant simulation data into a format optimized for the architecture of the
6 simulation host. In a preferred embodiment, each output message is output- or input-signal-specific,
7 and includes the following information corresponding to a specific input or output logic signal of the
8 gate being simulated: current (or last) unique decimal value, maximum unique decimal value possible,
9 bit mask indicating unique decimal values held thus far, null value propagation possible, and number
10 of times null value has been propagated.

BRIEF DESCRIPTION OF THE DRAWINGS

To further aid in understanding the invention, the attached drawings help illustrate specific features of the invention and the following is a brief description of the attached drawings:

FIG. 1 shows a standard simulation workstation suitable for practicing the present invention.

FIG. 2 is a block diagram of the N-nary Design Tool that creates the behavioral model of the present invention.

FIG. 3 is a functional block diagram of a typical behavioral model generated by the N-nary Design Tool.

FIG. 4 shows the simulation representation of an N-nary signal value, along with four possible drive states of the signal, as the information would be modeled and stored in a single byte of memory in a preferred embodiment of the present invention.

FIGS. 5A and 5B show a typical approach for simulating a binary-based simple arithmetic function employed by a prior art 4-level simulator, with accompanying truth tables

FIG. 6 shows the transistor arrangement defined by the N-nary syntax statement $\text{outC_3H2} = \text{inA_2H1} + \text{inB_2H1}$.

FIG. 7 shows a preferred embodiment of the output diagnostic message of the present invention, where the present invention is practiced on a simulation host having a 32-bit bus structure.

DETAILED DESCRIPTION OF THE INVENTION

The present invention comprises a simulation environment useful in conducting logic simulation of designs that use signals capable of holding multiple signal values, rather than being limited to 0 or 1. The present invention includes a signal modeling convention that improves memory utilization and simulation performance for a multi-state simulation, a methodology for simulating primitive logic and arithmetic functions that is much simpler and more efficient than the bit-by-bit comparison techniques employed by current binary-based simulation techniques, and a methodology for storing and producing simulation output information that is easily tailored to produce information required by the designer and to take advantage of the architecture of the simulation host. This disclosure describes numerous specific details that include specific structures, circuits, and logic functions in order to provide a thorough understanding of the present invention. One skilled in the art will appreciate that one may practice the present invention without these specific details.

For the reasons described above, simulating N-nary designs using binary-based logic simulators is impractical. Unlike binary-based designs, the basic logic interconnection and propagation element in an N-nary-based design is not the individual gate input or output wire having a logical value of 1 or 0. Rather, in an N-nary-based logic design, the highway that connects the logic elements is the multi-wire N-nary signal that is capable of holding N values. Therefore, the present invention provides a methodology for simulating the N-nary signal value, not the binary bit-value of individual wires. Furthermore, the present invention provides for simulation of multiple signal drive strengths and the fact that a signal is undefined. The present invention can be practiced in the context of either a levelized simulation or an event-driven simulation.

FIG. 1 shows a standard simulation workstation 10 suitable for practicing the present invention. As shown in FIG. 1, the workstation 10 comprises a monitor 20 and keyboard 22, a processing unit 12, and various peripheral interface devices that might include a floppy drive 14 and a mouse 16. Processing unit 12 further includes internal memory 18, and internal storage (not shown in FIG. 1) such as a hard drive.

Simulation workstation 10 interfaces with digital control circuitry 24 and the circuit behavioral model 28. In the preferred embodiment shown in FIG. 1, digital control circuitry 24 is a general purpose computer including a central processing unit, RAM, and auxiliary memory. Circuit behavioral model 28 is an executable software-implemented simulation model that is an output from the circuit design tool disclosed in the N-nary Design Tools Patents. Both the behavioral model 28 and the digital control circuitry are shown in FIG. 1 as residing within processing unit 12 of workstation 10, but both components could be located in whole or in part elsewhere, and interface with workstation 10 over connection 26. As shown in FIG. 1, connection 26 could be a connection to a network of computers or other simulation workstations, which could also be connected to printers, external storage, additional computing resources, and other network peripherals. Alternatively, connection 26 could connect to a specific simulation device containing (in whole or in part) digital control circuitry 24 and behavioral model 28. One skilled in the art will recognize that the present invention can be practiced upon any of the well known specific physical configurations of standalone or networked software simulation workstations.

The operator interfaces with digital control circuitry 24 and the software behavioral model 28 via the keyboard 22 and/or the mouse 16. Control circuitry 24 is capable of providing output information to the monitor 20, the network interface 26, and a printer (not shown in FIG. 1).

FIG. 2 is a block diagram of the N-nary Design Tool that, among other things, generates the behavioral model 28 that is central to the present invention. Referring to FIG. 2, the operator first creates the gate syntax statement 100 that comprises one or more gate instantiation statements as described in the N-nary Design Tools Patents. As described more fully in the N-nary Design Tools Patents, the gate syntax statement 100 is preferably encoded in a combination of ANSI C++ and N-nary C, but could be written in any programming language. The N-nary design tool compiler 120, which further comprises a make-model pre-compiler 122, a commercially-available C compiler known as "g++" 124, and a transistor synthesis tool 126, compiles the gate syntax statement 100 along with simulation environment files 130, discussed in more detail below. The design tool compiler 120 then generates the physical circuit description 140 described by the gate syntax statement, and its matching behavioral model 28. As further described in the N-nary Design Tools Patents, unlike prior art behavioral models and their accompanying physical circuits, the syntax statement describes the *specific* physical arrangement of transistors and circuits envisioned by the designer, and the behavioral model generated by the design tool from the syntax statement includes a *precise* implementation of that specific physical transistor arrangement. This precision and ability to specify and simulate a physical design with particularity is a novel and important improvement over prior art design tools. For a complete description of the N-nary Design Tool, the N-nary C language, and how the tool and language are used in the design process, the reader is referred to the N-nary Design Tools Patents.

FIG. 3 shows the components of behavioral model 28. Behavioral model 28 is an executable simulation file that is generated by compiling the syntax statement 100 and the simulation environment files 130, and linking the resulting object files together. The gate syntax statement 100 compiles into the arithmetic/logical operator 32, which is the model component that actually contains

the lines of code that mathematically or logically simulate the operation of the gate under design. The simulation environment files 130 compile into an input logic signal reader 30, an output logic signal model generator 34, and an output message generator 36. Those skilled in the art will appreciate that while FIG. 3 implies that these model components are separate and sequential, the input logic signal reader 30, the output logic signal model generator 34, and the output message generator 36 are more accurately described as infrastructure that is intertwined with and supports the arithmetic/logical operator 32.

The simulation environment files 130 can be written in any programming language, but in a preferred embodiment, are written in a version of ANSI C++ that is compatible with the g++ compiler 124 within the Design Tool Compiler 120. The simulation environment files provide the interface between the operator and the simulated logic, and enable the operator to specify test-related variables such as the types of tests to be run in the simulation, input signals, output points, and output content and format. In a preferred embodiment, the simulation environment files will include the monitor and monitoring methods disclosed in the following copending U.S. Patent Applications:

| U.S. Pat. App. Ser. No. | Date Filed | U.S. Pat. No. | Title |
|----------------------------|----------------|---------------|--|
| _____ | <u>9/24/99</u> | _____ | Method and Apparatus For a Monitor that Detects and Reports a Status Event to a Database |
| _____ | <u>9/24/99</u> | _____ | Method and Apparatus that Reports Multiple Microprocessor Events with a Single Monitor |

Both of these documents, collectively referred to hereinafter as "the Monitor Patents," are hereby incorporated herein in their entirety for all purposes.

1 Other than the novel monitor and monitoring methods disclosed in the above copending
2 Monitor Patents, those skilled in the art are generally well acquainted with the creation, content, and
3 use of simulation environment files. Consequently, the environment-file related components of the
4 behavioral model 28 will be described only in terms of their major functions.

5 For each cycle through a cycle-driven simulation, or each evaluation during an event-driven
6 simulation, the input logic signal reader 30 reads validity, value, and drive strength for each input
7 signal and provides that information to the arithmetic/logical operator 32, which is described in detail
8 below in three different exemplary preferred embodiments. As is also described in further detail
9 below, the output of the arithmetic/logical operator 32 is the value, drive strength, and validity of the
10 gate's output signal(s) as a function of its input signal(s). The arithmetic/logical operator 32 provides
11 that information to the output logic signal model generator 34, which then constructs a signal model
12 according to the present invention that corresponds to each of gate's output signals. Finally, as is
13 described in more detail below, during the simulation, the output message generator 36 constructs
14 an output message that can be accessed at any time during the simulation or when the simulation is
15 complete, that provides diagnostic information, statistics, and other information useful in determining
16 whether the gate is operating in accordance with the designer's intent.

17 The ability to generate, from a descriptive gate statement, a specific gate configuration,
18 coupled with a software-implemented behavioral model that is a precise representation of that
19 configuration and that is suitable for running simulations, is the subject of the N-nary Design Tools
20 Patents. The present invention focuses on the contents of the arithmetic/logical operator 28
21 component of the behavioral model 28, and the simulation methods and techniques that can be applied
22 to N-nary designs, resulting in a much more efficient simulation for certain operations. The present

invention further comprises a novel methodology for modeling signals applicable in designs where signals can have unique decimal values in addition to 0 or 1. Finally, the present invention comprises an output generator usable in a simulation environment that improves the efficiency of the creation and storage of simulation output messages, because it packs output data into output messages that are sized to be compatible with the simulation host's bus architecture.

The N-nary Signal Model

The first key to the signal model of the present invention is that in modeling input signals and determining output signals, only meaningful N-nary signal values are represented. Specific wire values are not modeled because it is the N-nary signal value that is important. Moreover, any combination of asserted and unasserted wires that does not define a meaningful signal is construed as an undefined signal.

For example, Signal A, shown in Table 2, comprises four wires, encoded in four different, but very specific ways to represent signal decimal values 0, 1, 2, and 3. If Signal A is a signal in an N-nary logical design that does not support "null" value N-nary signals, then the four encodings represented by the four combinations of binary values shown in Table 2 on wires A[0] through A[3] are the *only* encodings that produce a valid signal. Therefore, although wires A[0] through A[3] could be encoded in 16 different ways, the four encodings shown in Table 2 are the only four encodings that result in a valid N-nary signal for a design that does not support "null" values. (There are five possible encodings for a 1-of-4 signal in a logic environment that supports null values.) Under N-nary design principles, the remaining 12 (or 11, if Signal A could validly hold a "null" value) possible combinations of binary values for wires A[0] through A[3] are treated as an undefined, invalid signal. This concept allows signal A to be modeled in a non-null value environment as having five potential

1 values: 0, 1, 2, 3 (as represented by the binary encodings shown in Table 2) or undefined (if the binary
2 encodings comprise any of the other twelve possible combinations). In an environment where null
3 value signals are supported, signal A can be modeled as having six potential values: null, 0, 1, 2, 3,
4 or undefined. In contrast, if this signal were modeled for either environment at the wire level, sixteen
5 possible combinations would have to be accounted for, even though in N-nary logic, most of those
6 combinations are meaningless.

7 Modeling N-nary signals at the signal level rather than the wire level provides an enormous
8 advantage in terms of the efficiency of memory usage in the simulation environment. Like related art
9 simulation models, the present invention stores each potential signal value in an individually
10 addressable storage location. This allows the simulator to access any memory location to determine
11 any desired signal value in random order. Since current popular microprocessors support direct
12 access of bytes, the present invention stores signal value information in at least a byte. This invention
13 may also be practiced in storage increments of a word (32-bits), which may be a preferable
14 embodiment where the host machine running the simulation performs better when memory accesses
15 are word-sized rather than byte-sized.

16 However, because there are at least eight bits of storage used per signal, it is possible to store
17 a great deal of information about the signal, beyond its unique decimal value, for each byte-sized
18 memory access. For a simulator modeling designs of greater than binary order, we choose to use the
19 available storage possibilities to encode the additional possible signal values of an N-nary signal
20 beyond the binary values 0 and 1, along with signal state information like drive level. Because storing
21 signal value information, rather than wire value information, eliminates so many potential wire
22 combinations that must be modeled, even the increase required to provide entries for multiple drive

1 states of the various valid signal values results in significantly less overall memory usage than a
2 comparable binary-based extended-state model.

3 FIG. 4 shows a preferred embodiment of the simulation representation of an N-nary signal
4 200. The signal model 200 is partitioned into three fields that together require a byte of memory in
5 a host simulation machine. Signal model 200 includes a signal definition field 202 corresponding to
6 bit 7 of the byte of storage, a signal strength field 204 corresponding to bits 6 and 5 of the storage
7 byte, and a signal value field 206 corresponding to bits 0:4 of the storage byte. In FIG. 4, if the
8 signal definition field 202 is set (i.e., bit 7 is set to 1), the signal is an undefined, invalid signal
9 (corresponding to state "X" in a multi-state simulation.). As further shown in FIG. 4, the signal
10 strength field (bits 6 and 5) can specify four possible signal drive strengths ranging from high-
11 impedance (both bits set) to strong (neither bit set). Finally, in this embodiment, bits 4 through 0 are
12 reserved for the value of an N-nary signal that can be as wide as a 1-of-32 signal (ranging from
13 decimal value 0 to decimal value 31). By modeling N-nary input signals according to signal model
14 200, signal validity, value, and drive strength for the N wires in an N-nary signal can all be conveyed
15 to the simulation in a single memory access.

16 After practicing this invention and/or reading this disclosure, those skilled in the art will
17 appreciate that the signal model shown in FIG. 4 is only one embodiment potentially preferable for
18 byte-sized memory accesses. Practitioners of the present invention may construct other signal models
19 containing at least value information, drive strength information, and signal validity information
20 without departing from the present invention.

Gate Simulation Using Arithmetic/Logic Expressions

The second key to the present invention is that higher level operations, such as arithmetic operations, are directly simulated, eliminating the need to first reduce the operation to a combination of simple Boolean logical operations. For example, in N-nary logic, addition can be performed directly on signals. A 1-of-2 input signal A and a 1-of-2 input signal B can be added to produce a 1-of-3 output signal C. That is, if A and B can each represent either the number 0 or 1, then the sum of the two numbers is either 0, 1 or 2. This same operation does not make sense at a primitive level with binary simulation because it is not possible to produce a trinary output. Instead, the sum must be deduced by first comparing bits via multiple well known boolean logic operations, and then producing a result value plus a carry-out value.

The following example illustrates this aspect of the present invention. Prior art simulators designed for binary-based logic designs simulate even simple gates by iteratively comparing input bits in simulated input signals and producing output bits comprising a result plus a carry-out. FIGs. 5A and 5B show a typical approach for simulating a binary-based simple arithmetic function employed by a prior art 4-level simulator. As shown in FIG. 5A, the simulator first sets up input operand and carry-in registers at 92, fetches the first bit of each operand and the first bit of the carry-in at 102, and looks up the result and the carry-out at 104 in the truth tables shown in FIG. 5B, which have been previously set up for the specific operation. The result is added to a sum bit at 106, and the carry-out becomes the carry-in for the next bit of each operand at 110 and 112. The process is then repeated for each bit of each input operand. The final result is an output and a carry-out, which might then become an input and a carry-in for the next gate.

In contrast, in an N-nary simulation of an add gate according to the present invention, the input signal decimal values represented in binary in bits 0 through 4 are simply added together to determine the output signal value. For example, if a designer desired a simple adder as described above (two 1-of-2 input signals A and B added together to produce a 1-of-3 output signal C), the designer might write the following syntax statement describing such a gate:

$$\text{outC_3H2} = \text{inA_2H1} + \text{inB_2H1}$$

In accordance with the signal naming convention and the N-nary C language described in the N-nary Design Tools patents, this statement describes an adder wherein two input signals, inA_ and inB_, each 1-of-2 signals that evaluate on the leading edge of the first clock phase, are added together to produce outC_, a 1-of-3 signal that evaluates on the leading edge of the second clock phase. The physical construction of the gate described by this statement (and that is generated by the Design Tool compiler) is shown in FIG. 6. However, the simulation of this gate does not involve generating transistors, evaluating input bits to specific transistors, or looking up output bits in truth tables. Rather, this statement would be compiled by the Design Tool compiler to the following set of instructions that simulate the operation of the gate:

| | | |
|-------|-------------------|---|
| load | reg1, inA_2H1 | ; load N-nary value of inA_2H1 into reg1 |
| load | reg2, inB_2H1 | ; load N-nary value of inB_2H1 into reg2 |
| add | reg 3, reg1, reg2 | ; add values in reg1 and reg2 and put sum in reg3 |
| store | reg3, outC_3H2 | ; put the sum in reg3 into outC_3H2. |

This set of instructions comprises the arithmetic/logical operator component 32 of a behavioral model 28 that simulates the adder defined by the above gate syntax statement and depicted in FIG. 6. In a complete behavioral model 28 for this gate, these instructions would interface with read instructions wherein the unique decimal values of inA_2H1 and inB_2H1 would be read,

instructions that construct the signal model for outC_3H2, and instructions that create an output message that can be monitored during the simulation or referred to after the simulation to determine various statistics relevant to the operation of the gate.

As this example shows, the present invention's capability of dealing with the decimal values of N-nary signals, and to compile into executable code, is an enormous improvement over prior art simulation methods, primarily because no truth tables and no deductions are required.

Like the adder demonstrated in the example above, the present invention enables the simulation of other logical and arithmetic functions by manipulation of N-nary signal values, rather than iterative, bit-by-bit comparison. Consider a simple multiplexer described by the following syntax statement:

```
Outsig_3H3 =(insiga_3H3 * (inselect_3H3 == 0)) | (insigb_3H3 * (inselect_3H3 == 1)) |
              (insigc_3H3 * (inselect_3H3 == 2));
```

In this gate, Outsig_, a 1-of-3 N-nary signal that evaluates on the leading edge of the third clock phase, takes the same value as either insiga_, insigb_, or insigc_, all of which are 1-of-3 N-nary input signals that evaluate on the leading edge of the third clock phase, depending upon the value of inselect_, a fourth 1-of-3 N-nary input signal that evaluates on the leading edge of the third clock phase. In other words, when inselect_ is 0, outsig_ equals insiga_. When inselect_ is 1 or 2, outsig_ equals insigb_ or insigc_, respectively. For a two-state simulation, this gate compiles to the following pseudo-assembly code, which comprises the arithmetic/logical operator 32 in a behavioral model 28 for this gate:

31876.0140

1 move reg3,0 ;reg3 is result reg, initialize to 0
2 load reg1, inselect_3H3 ;load N-nary value of inselect_3H3 in reg 1
3 compare reg2, reg1, 0 ;compare inselect_3H3 value to 0 and put result in reg2
4 bne reg2, label1 ;if inselect_3H3 was not zero, branch to label1
5 load reg4, insiga_3H3 ;inselect_3H3 is zero, so load N-nary value of
6 insiga_3H3 in reg4
7 or reg3, reg4 ;OR in reg4 to result reg3
8
9 label1:
10
11 compare reg2, reg1, 1 ;inselect_3H3 was not 0, check for 1 and store result
12 in reg2
13 bne reg2, label2 ;if inselect_3H3 was not 1, branch to label2
14 load reg4, insigb_3H3 ;inselect_3H3 is 1, so load N-nary value of insigb_3H3
15 into reg4
16 or reg3, reg4 ;OR in reg4 to result reg3
17
18 label2:
19
20 compare reg2, reg1, 2 ;compare inselect_3H3 value to 2 and store result
21 in reg2
22 bne reg2, end_gate; ;if inselect_3H3 is not 2, go to end_gate
23 load reg4, insigc_3H3 ;inselect_3H3 is 2, so load N-nary value of insigc_3H3
24 into reg4
25 or reg3,reg4 ;OR in reg4 to result reg3
26
27 end_gate:
28
29 store reg3, outsig_3H3 ;put the N-nary value loaded in reg3 in outsig_3H3
30
31 .
32

Again, a complete behavioral model for this gate would also include simulation environment

infrastructure that is not shown in this example. Additionally, those skilled in the art and familiar with the N-nary design style will understand that, since valid N-nary signals can have only one unique value, after finding a value for inselect_3H3, outsig_3H3 can be assigned the correct insigx value and the simulation for this gate can end. In other words, if the value of inselect_3H3 is found to be zero,

further checks for 1 or 2 are unnecessary. Simulation performance can be improved by generating code that takes advantage of this feature of N-nary logic.

Designers interested in running a higher-state simulation for this gate could implement various approaches to incorporate the consideration of signal states into this model. For example, the gate's hardware designers could develop a set of rules for defining the signal state of a gate's output signal(s), based upon the signal state of one or more of the gate's input signal(s). These rules could then be implemented using a software tool that compiles with the gate syntax statement to generate additional instructions linked to the above simulation code. These additional instructions would assign a signal strength or state to `outsig_3H3`, based upon the signal strength or state of one or more of the gate's input signals and the background rules established by the hardware designer.

To illustrate this approach, consider the following rule-implementing software tool that includes the syntax statement for this gate. In this example, assume that the hardware designer has set up the rule that the output signal, `Outsig_3H3`, will ordinarily take the same signal strength as the input signal that it selects, based upon the value of the select signal, `inselect_3H3`. However, if `inselect_3H3` is either uninitialized or undefined, then `Outsig_3H3` will also be either uninitialized or undefined.

```
//set up input signal model according to FIG. 4
```

```
struct NNarySignal
```

```
{
```

```
  unsigned Value: 5;
```

```
  unsigned Str: 2;           //0x3 = z; 0x2 = weak; 0x1 = moderate; 0x0 = strong
```

```
  unsigned U: 1 ;           //0x1 = uninitialized; 0x0 = valid
```

```
}
```

```

1      //compute the signal value using the gate syntax statement
2
3      Outsig_3H3.Value=(insiga_3H3.Value * (inselect_3H3.Value==0))|(insigb_3H3.Value *
4          (inselect_3H3.Value == 1)) | (insigc_3H3.Value * (inselect_3H3.Value == 2));
5
6      //now handle the x and z drive strengths:
7
8      // if the select is uninitialized, output is uninitialized
9
10     if (inselect_3H3.U == 0x1)
11         Outsig_3H3.U = 0x1;
12
13     // if the select is z, output is a z
14
15     else if (inselect_3H3.Str == 0x2)
16         Outsig_3H3.Str = 0x2;
17
18     // else the output gets the validity and strength of the insigx signal selected by the select signal
19
20     else {
21         Outsig_3H3.U = (insiga_3H3.U * (inselect_3H3.Value == 0)) |
22             (insigb_3H3.U * (inselect_3H3.Value == 1)) |
23             (insigc_3H3.U * (inselect_3H3.Value == 2));
24
25         Outsig_3H3.Str = (insiga_3H3.Str * (inselect_3H3.Value == 0)) |
26             (insigb_3H3.Str * (inselect_3H3.Value == 1)) |
27             (insigc_3H3.Str * (inselect_3H3.Value == 2));
28     }
29

```

30 This code would then compile to produce the correct checks and output strength assignment

31 instructions linked to the value computation instructions in the arithmetic/logical operator 32 that is
32 shown above for the behavioral model 28 for this gate.

33 Those skilled in the art will understand that the above example is only one way to simulate
34 a gate's output signal validity and strength, based upon the signal validity and strength of the relevant
35 gate inputs. The same function could be accomplished by using a C++ class to represent the N-nary
36 signal, and defining specific functions for that class that adjust the signal value and signal strength of

1 the output signal based upon the signal strength of the relevant input signals. Those skilled in the art
2 are very familiar with these and other approaches that could be implemented in combination with the
3 syntax statement to incorporate the consideration of multiple input signal strengths to achieve a multi-
4 state simulation of an N-nary gate.

5 In contrast, simulating this multiplexer using this logic and arithmetic based technique would
6 not be possible in a binary-based design. Rather, each input signal and the select signal would have
7 to be implemented using two binary wires, and traditional bit-by-bit comparison using traditional truth
8 table techniques would be required in order to evaluate the value of the select signal and determine
9 the proper input signal to pass through the gate. While the truth tables for a 2-state simulation of this
10 multiplexer are fairly straightforward, adding states adds significant complexity, depending upon what
11 the designer requires for outsig and outsig carry-out when inselect and/or insiga, insigb, and insigc
12 (or their carry-ins) are uninitialized, high-impedance, or weakly-driven.

13 As a final example of the capability of the present invention to arithmetically and logically
14 manipulate N-nary signals at the signal value level, consider the following simple buffer represented
15 by the gate syntax statement

16
$$\text{outsig_3H2} = \text{insig_3H1};$$

17 This statement describes a buffer wherein the value of insig_3H1, a 1-of-3 N-nary signal that
18 evaluates on the leading edge of the first clock phase, is held for a clock phase, after which it
19 propagates as outsig_3H2, a 1-of-3 N-nary signal that evaluates on the leading edge of the second
20 clock phase. The present invention compiles this gate syntax statement to the following simulation
21 instructions for the arithmetic/logical operator component 32 of a behavioral model 28 for this gate:
22

```
1      load      reg1, insig_3H1      ;load N-nary value of insig_3H1 into reg1
2      store     reg1, outsig_3H2     ;store N-nary value in reg1 into outsig_3H2
3
```

4 Again, no truth tables or bit comparisons are required. The present invention simulates this
5 buffer using two lines of executable code.

6 Referring back to FIG. 4, we see that the signal model of the present invention is set up to
7 take advantage of the capability of the simulator of the present invention to simulate the operation
8 of a gate by logically and arithmetically manipulating N-nary signals at the signal's decimal value
9 level, rather than at the bit/wire level. In the model, signal definition, strength, and value information
10 is arranged such that "normal" signals -- defined signals with a unique decimal value that is fully
11 driven -- are encoded such that the most significant bits of the byte are zero. This allows designers
12 uninterested in higher-state simulations to perform the arithmetic and logical operations described
13 above on the signal values without regard to the three most significant bits. Dealing with signals
14 at the N-nary value level, rather than at the wire-and-bit level, thus simplifies and improves the
15 efficiency of the simulator.

16 **Packed Output Message**

17 The present invention also allows designers to adjust the simulation environment, check for
18 logic errors and other errors and signal parameters of interest. To be of maximum use, a simulation
19 tool must interface to the designer, and allow the designer to define input signals and the
20 characteristics of those signals, monitor the progress of signals as they propagate through the logic,
21 and examine characteristics of the logic inputs and outputs. This interface is commonly accomplished
22 via the simulation environment files.

1 Designers define the simulation environment by providing inputs, selecting certain events of
2 interest that may occur during simulation, and using those events to trigger other tracing, diagnostic,
3 or recording events. These triggering and recording events are selected by the designer and
4 programmed into the simulation environment files, which are then compiled and linked to the logic
5 simulation files to create the executable simulation program. The simulation environment generates
6 the appropriate triggering, testing, and recording instructions, which are executed during the
7 simulation without affecting the simulated logic. For a more detailed description of a simulation
8 environment that includes a preferred method of monitoring and recording simulation events, the
9 reader is referred to the Monitor Patents.

10 During a simulation, a designer may want to monitor certain outputs or other events using the
11 method disclosed in the Monitor Patents or some other monitoring or recording method that records
12 information for later examination and analysis. The present invention supports the use of triggering
13 events to record and monitor the simulation, and additionally improves upon the simulation
14 environment parameters available in prior art simulators by simplifying the extraction of signal
15 information and improving the efficiency of the storage of diagnostic and monitoring information
16 generated during simulation. Since the N-Nary logic style specifically calls for naming the signals
17 according to type and width, information about each signal is easily extracted by the simulation
18 environment and stored in a table in memory. For example, in a preferred embodiment of the present
19 invention, wherein the simulation host has a 32-bit bus structure, diagnostic information about an
20 input signal or an output signal of a selected gate of interest could be efficiently extracted and stored
21 as shown in FIG. 7, for later examination.

1 In the example output message 300 shown in FIG. 7, the signal value field 302 (bits 3:0)
 2 contains a decimal signal value. In this embodiment, the decimal value that can be held by an N-nary
 3 signal as large as a 1-of-16 signal can be represented. Depending upon the needs of the designer,
 4 the signal value in bits 3:0 might be the initial signal value, or it might be the last value the signal has
 5 held during the simulation. The maximum signal value field 304 (bits 7:4) holds the maximum value
 6 the signal of interest has held, thus allowing for dynamic error checking to ensure that the signal value
 7 does not go out of range during simulation. The bit mask 306 (bits 23:8) contains a bit mask that
 8 shows every value that the signal has held, allowing the designer to ensure that every possible value
 9 of a signal is encountered during verification. The null value possible field 308 (bit 24) is set if the
 10 signal is capable of null value propagation; and the null value propagation counter 310 (bits 31:25)
 11 contains a count of the number of times the signal propagated a null value.

12 To generate the output message 300 shown in FIG. 7, after the code sequence that determines
 13 the signal characteristics executes, the simulation environment checks the signal value and stores it
 14 in bits 3:0. The environment checks to insure that the signal's current value is not greater than the
 15 maximum signal value stored in bits 7:4. If the signal has gone out of range, an error is reported. If
 16 the signal value is within the maximum range, a bit mask that equates to the signal value is computed
 17 and stored in the proper location (bits 23:8). For example, if the signal value is 0, the bit mask is
 18 $(1 \ll 0)$ or b1 (hex 1). This value is OR'd with the output message to set bit 8, indicating that the
 19 signal has held the value of 0. If the signal value is 5, the bit mask is $(1 \ll 5)$ or b100000 (hex 20),
 20 and bit 13 is set, indicating that the signal has held the value of 5. If the signal value is 10, the bit
 21 mask is $(1 \ll 10)$ or b10000000000 (hex 400), and bit 18 is set, indicating that the signal has held the
 22 value of 10. Proceeding along this fashion, at the end of the simulation, if the signal of interest to

1 which this output message applies is a 1-of-16 N-nary signal that has held all 16 possible values (0-
2 15), then every bit from bit 8 through bit 23 will be set.

3 During each cycle or after each evaluation event, bit 24 is checked to determine whether the
4 signal is capable of null value propagation. If it is, and if the signal is determined to have a null value
5 when it evaluates (meaning that none of the N wires in the signal is asserted), then the integer value
6 stored in bits 31:25 is incremented, thus counting the number of times in the simulation that a null
7 value is propagated in signals capable of null value propagation. If an overflow would occur
8 (meaning that, in this example, the signal is capable of null value propagation and in fact, had a null
9 value at evaluation more than 127 times during a simulation) then the result is left saturated at 127
10 (i.e., bits 31:25 all set to 1).

11 At any time during the simulation or afterwards, the contents of the output message can be
12 examined to convey information about the signal. For example, zeros in the bit mask field after the
13 simulation is complete could indicate to the designer that either the simulation was inadequate or that
14 there is a design error in the logic. If the output message relates to an input signal, zeros in the bit
15 mask field might indicate that potential values that the input signal can hold were not simulated.
16 Alternatively, if the output message relates to an output signal, zeros in the bit mask field might
17 indicate that the gate's inputs were insufficient to allow every potential output signal value to be
18 reached during the simulation, or they could indicate that there is an unreachable state in the logic,
19 and thus a potential logic error.

20 On the other hand, in a simulation where the signal of interest is not a particularly wide signal,
21 if the most significant bits in the bit mask field are set, the signal went out of range during the
22 simulation, which also indicates an error condition.

1 The output message construction shown in FIG. 7 demonstrates the flexibility of the N-nary
2 simulation environment of the present invention. By employing this preferred embodiment of the
3 output message, practitioners of the present invention working on a host machine with a 32-bit bus
4 architecture will pack useful output data into an output message in a manner that constitutes the most
5 efficient utilization of the host machine's architecture. Nevertheless, designers setting up a simulation
6 for an N-nary logic design can construct other monitoring and verification data arrangements,
7 depending upon the signal parameters in which they are interested, and the architecture of the host
8 machine.

9 In sum, the present invention comprises a method of efficiently simulating logic designs
10 comprising signals that are capable of having more than two unique decimal values and multiple
11 unique drive states, such as designs based upon the new N-nary logic design style. The present
12 invention includes a signal model, a method and apparatus for efficiently simulating N-nary gates, and
13 an output message generator that generates an output message tailored to the gate designer's needs
14 and the simulation host architecture.

15 Other embodiments of the invention will be apparent to those skilled in the art after
16 considering this specification or practicing the disclosed invention. The specification and examples
17 above are exemplary only, with the true scope of the invention being indicated by the following
18 claims.

CLAIMS

We claim the following invention:

- 1 1. A model that simulates logic signals capable of having more than two unique decimal values
2 and one or more unique drive states, comprising:
3 a signal value field, said signal value field further comprises information that conveys the
4 decimal value of the logic signal being modeled;
5 a signal strength field, said signal strength field further comprises information that conveys
6 the drive state of the logic signal being modeled; and
7 a signal definition field, said signal definition field further comprises information that conveys
8 whether the signal being modeled holds a defined value or an undefined value.
9
10
11
12 2. The model of Claim 1, wherein said signal value field is capable of holding up to 32 unique
13 decimal signal values.
14
15
16
17 3. The model of Claim 1, wherein said signal strength field is capable of conveying whether said
18 decimal value of the logic signal being modeled is in the, the high-impedance state, the weakly-driven
19 state, the moderately-driven state, or the strongly-driven state.
20
21
22
23 4. The model of Claim 3, wherein said signal strength field conveys that said decimal value of
24 the logic signal being modeled is strongly driven when said signal strength field is set to "00".

1 5. The model of Claim 1, wherein said signal definition field holds the value of “0” when said
2 logic signal being modeled is a valid, defined signal.

1 6. A method that models logic signals capable of having more than two unique decimal values
2 and one or more unique drive states for use in simulation, comprising:

3 defining a signal value field that comprises information that conveys the decimal value of the
4 logic signal being modeled;

5 defining a signal strength field that comprises information that conveys the drive state of the
6 logic signal being modeled; and

7 defining a signal definition field that comprises information that conveys whether the signal
8 being modeled holds a defined value or an undefined value.

1 7. The method of Claim 6, wherein said signal value field is capable of holding up to 32 unique
2 decimal signal values.

1 8. The method of Claim 6, wherein said signal strength field conveys whether said decimal value
2 of the logic signal being modeled is in the high-impedance state, the weakly-driven state, the
3 moderately-driven state, or the strongly-driven state.

1 9. The method of Claim 8, wherein a value of “00” in said signal strength field conveys that said
2 decimal value of the logic signal being modeled is strongly driven.

1 10. The method of Claim 6, wherein said signal definition field holds the value of “0” when said
2 logic signal being modeled is a valid, defined signal.

1 11. A method that uses a logic signal model in a software-implemented simulation of a logic
2 design, wherein said logic signal is capable of having more than two unique decimal values and one
3 or more unique drive states, comprising:

4 reading a signal value field that comprises information that conveys the decimal value of the
5 logic signal being modeled;

6 reading a signal strength field that comprises information that conveys the drive state of the
7 logic signal being modeled;

8 reading a signal definition field that comprises information that conveys whether the signal
9 being modeled holds a defined value or an undefined value; and

10 providing said decimal value, said drive state, and said definition information of the logic
11 signal being modeled to the software-implemented simulation of the logic design.

1 12. The method of Claim 11, wherein said signal value field is capable of holding up to 32 unique
2 decimal signal values.

1 13. The method of Claim 11, wherein said signal strength field conveys whether said decimal
2 value of the logic signal being modeled is in the high-impedance state, the weakly-driven state, the
3 moderately-driven state, or the strongly-driven state.

1 14. The method of Claim 13, wherein a value of "00" in said signal strength field conveys that said
2 decimal value of the logic signal being modeled is strongly driven.

1 15. The method of Claim 11, wherein said signal definition field holds the value of "0" when said
2 logic signal being modeled is a valid, defined signal.

1 16. A program storage device readable by a machine, tangibly embodying a program of
2 instructions executable by the machine to perform a method that uses a logic signal model in a
3 software-implemented simulation of a logic design, wherein said logic signal is capable of having
4 more than two unique decimal values and one or more unique drive state, said method comprises:

5 reading a signal value field that comprises information that conveys the decimal value of the
6 logic signal being modeled;

7 reading a signal strength field that comprises information that conveys the drive state of the
8 logic signal being modeled;

9 reading a signal definition field that comprises information that conveys whether the signal
10 being modeled holds a defined value or an undefined value; and

11 providing said decimal value, said drive state, and said definition information of the logic
12 signal being modeled to the software-implemented simulation of the logic design.

1 17. The program storage device of Claim 16, wherein said signal value field is capable of holding
2 up to 32 unique decimal signal values.

1 18. The program storage device of Claim 16, wherein said signal strength field conveys whether
2 said decimal value of the logic signal being modeled is in the high-impedance state, the weakly-driven
3 state, the moderately-driven state, or the strongly-driven state.

1 19. The program storage device of Claim 18, wherein a value of "00" in said signal strength field
2 conveys that said decimal value of the logic signal being modeled is strongly driven.

1 20. The program storage device of Claim 16, wherein said signal definition field holds the value
2 of "0" when said logic signal being modeled is a valid, defined signal.

1 21. A system that models logic signals capable of having more than two unique decimal values
2 and one or more unique drive states for use in simulation, comprising:

3 encoding the decimal value of the logic signal being modeled in a signal value field;

4 encoding the drive state of the logic signal being modeled in a signal strength field; and

5 encoding whether the signal being modeled holds a defined value or an undefined value in a
6 signal definition field.

1 22. The system of Claim 21, wherein said signal value field is capable of holding up to 32 unique
2 decimal signal values.

1 23. The system of Claim 21, wherein the drive state encoded in said signal strength field indicates
2 whether said decimal value of the logic signal being modeled is in the high-impedance state, the

3 weakly-driven state, the moderately-driven state, or the strongly-driven state.

1 24. The system of Claim 23, wherein a value of “00” encoded in said signal strength field indicates
2 that said decimal value of the logic signal being modeled is strongly driven.

1 25. The system of Claim 21, wherein a value of “0” in said signal definition field indicates that said
2 logic signal being modeled is a valid, defined signal.

31876.0140

31876.0140

ABSTRACT

A method of efficiently simulating logic designs comprising signals that are capable of having more than two unique decimal values and one or more unique drive states, such as designs based upon the new N-nary logic design style, is disclosed. The present invention includes a signal model that models N-nary signal value, drive strength, and signal definition information in a specific format that supports the ability of the simulator to simulate the operation of the N-nary logic gates such as adders, buffers, and multiplexers by arithmetically and logically manipulating the unique decimal values of the N-nary signals. The simulator comprises an input logic signal model reader, an arithmetic/logical operator, an output logic signal model generator, and an output message generator that generates one or more output- or input-signal-specific output messages that pack relevant simulation data into a format optimized to the architecture of the simulation host.




Fig.1

Downloaded from www.scribd.com





FIG. 2



28

FIG. 3

200 202 204 206 208 210 212 214 216 218 220 222 224 226 228 230 232 234 236 238 240 242 244 246 248 250 252 254 256 258 260 262 264 266 268 270 272 274 276 278 280 282 284 286 288 290 292 294 296 298 300 302 304 306 308 310 312 314 316 318 320 322 324 326 328 330 332 334 336 338 340 342 344 346 348 350 352 354 356 358 360 362 364 366 368 370 372 374 376 378 380 382 384 386 388 390 392 394 396 398 400 402 404 406 408 410 412 414 416 418 420 422 424 426 428 430 432 434 436 438 440 442 444 446 448 450 452 454 456 458 460 462 464 466 468 470 472 474 476 478 480 482 484 486 488 490 492 494 496 498 500 502 504 506 508 510 512 514 516 518 520 522 524 526 528 530 532 534 536 538 540 542 544 546 548 550 552 554 556 558 560 562 564 566 568 570 572 574 576 578 580 582 584 586 588 590 592 594 596 598 600 602 604 606 608 610 612 614 616 618 620 622 624 626 628 630 632 634 636 638 640 642 644 646 648 650 652 654 656 658 660 662 664 666 668 670 672 674 676 678 680 682 684 686 688 690 692 694 696 698 700 702 704 706 708 710 712 714 716 718 720 722 724 726 728 730 732 734 736 738 740 742 744 746 748 750 752 754 756 758 760 762 764 766 768 770 772 774 776 778 780 782 784 786 788 790 792 794 796 798 800 802 804 806 808 810 812 814 816 818 820 822 824 826 828 830 832 834 836 838 840 842 844 846 848 850 852 854 856 858 860 862 864 866 868 870 872 874 876 878 880 882 884 886 888 890 892 894 896 898 900 902 904 906 908 910 912 914 916 918 920 922 924 926 928 930 932 934 936 938 940 942 944 946 948 950 952 954 956 958 960 962 964 966 968 970 972 974 976 978 980 982 984 986 988 990 992 994 996 998 1000

| STR | CORRESPONDS TO |
|-----|--------------------|
| 1 1 | Z - high impedance |
| 1 0 | R - weakly-driven |
| 0 1 | moderately-driven |
| 0 0 | strongly-driven |

| U | STR | VALUE |
|---|---------------|-------|
| 7 | 6 5 4 3 2 1 0 | |

| VALUE | | | CORRESPONDS TO | | | VALUE | | | CORRESPONDS TO | | |
|-------|---|---|----------------|---|---|-------|---|---|----------------|---|--------------------------|
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | N-nary signal value = 16 |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | N-nary signal value = 17 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | N-nary signal value = 18 |
| 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | N-nary signal value = 19 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | N-nary signal value = 20 |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | N-nary signal value = 21 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | N-nary signal value = 22 |
| 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | N-nary signal value = 23 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | N-nary signal value = 24 |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | N-nary signal value = 25 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | N-nary signal value = 26 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | N-nary signal value = 27 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | N-nary signal value = 28 |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | N-nary signal value = 29 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | N-nary signal value = 30 |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | N-nary signal value = 31 |

FIG. 4




FIG. 5A

| OPERAND 2 | RESULT |
|-----------|---------|
| 0 1 X Z | 0 1 X Z |
| 1 0 X X | 1 0 X X |
| X X X X | X X X X |
| OPERAND 1 | |
| 0 1 X Z | |

| OPERAND 2 | RESULT |
|-----------|---------|
| 0 1 X Z | 1 0 X X |
| 1 0 X X | 0 1 X X |
| X X X X | X X X X |
| OPERAND 1 | |
| 0 1 X Z | |

| OPERAND 2 | RESULT |
|-----------|---------|
| 0 1 X Z | X X X X |
| 1 0 X X | X X X X |
| X X X X | X X X X |
| OPERAND 1 | |
| 0 1 X Z | |

CIN = 0

CIN = 1



CIN = X

| OPERAND 2 | CARRY-OUT |
|-----------|-----------|
| 0 1 X Z | 0 0 0 0 |
| 1 0 X X | 0 1 X X |
| X X X X | 0 X X X |
| OPERAND 1 | |
| 0 1 X Z | |

| OPERAND 2 | CARRY-OUT |
|-----------|-----------|
| 0 1 X Z | 0 1 X X |
| 1 0 X X | 1 1 1 1 |
| X X X X | X 1 X X |
| OPERAND 1 | |
| 0 1 X Z | |

| OPERAND 2 | CARRY-OUT |
|-----------|-----------|
| 0 1 X Z | 0 X X X |
| 1 0 X X | X 1 X X |
| X X X X | X X X X |
| OPERAND 1 | |
| 0 1 X Z | |

FIG. 5B




$$A[0] = \ln A_{2H2}[0]$$

$$A[1] = \ln A_{2H2}[1]$$

$$B[0] = \ln B_{2H2}[0]$$

$$B[1] = \ln B_{2H2}[1]$$

FIG. 6



300

FIG. 7

Please type a plus sign (+) inside this box → ☐

PTO/SB/01 (12-97)
Approved for use through 9/30/00. OMB 0651-0032
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

| | | |
|---|-------------------------------|------------|
| DECLARATION FOR UTILITY OR DESIGN PATENT APPLICATION (37 CFR 1.63) <input checked="" type="checkbox"/> Declaration Submitted with Initial Filing OR <input type="checkbox"/> Declaration Submitted after Initial Filing (surcharge (37 CFR 1.16 (e)) required) | Attorney Docket Number | 31876.0140 |
| | First Named Inventor | Blomgren |
| | COMPLETE IF KNOWN | |
| | Application Number | / |
| | Filing Date | |
| | Group Art Unit | |
| | Examiner Name | |

As a below named inventor, I hereby declare that:

My residence, post office address, and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

Software Modeling of Logic Signals Capable of Holding More Than Two Values

the specification of which (Title of the Invention)

☒ is attached hereto
OR
☐ was filed on (MM/DD/YYYY) [] as United States Application Number or PCT International Application Number [] and was amended on (MM/DD/YYYY) [] (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56.

I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed.

| Prior Foreign Application Number(s) | Country | Foreign Filing Date (MM/DD/YYYY) | Priority Not Claimed | Certified Copy Attached? | |
|-------------------------------------|---------|----------------------------------|--------------------------|--------------------------|--------------------------|
| | | | | YES | NO |
| | | | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> |
| | | | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> |
| | | | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> |
| | | | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> |

☐ Additional foreign application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto.

I hereby claim the benefit under 35 U.S.C. 119(e) of any United States provisional application(s) listed below.

| Application Number(s) | Filing Date (MM/DD/YYYY) |
|-----------------------|--------------------------|
| | |

☐ Additional provisional application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto.

[Page 1 of 3]

Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

Please type a plus sign (+) inside this box → ☐

PTO/SB/01 (12-97)
Approved for use through 9/30/00. OMB 0651-0032
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

DECLARATION — Utility or Design Patent Application

I hereby claim the benefit under 35 U.S.C. 120 of any United States application(s), or 365(c) of any PCT international application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

| U.S. Parent Application or PCT Parent Number | Parent Filing Date (MM/DD/YYYY) | Parent Patent Number (if applicable) |
|--|---------------------------------|--------------------------------------|
| | | |

☐ Additional U.S. or PCT international application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto.

As a named inventor, I hereby appoint the following registered practitioner(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith: ☒ Customer Number 21966 →

Place Customer Number Bar Code Label here

☐ OR Registered practitioner(s) name/registration number listed below

| Name | Registration Number | Name | Registration Number |
|------|---------------------|------|---------------------|
| | | | |

☐ Additional registered practitioner(s) named on supplemental Registered Practitioner Information sheet PTO/SB/02C attached hereto.


Direct all correspondence to: ☒ Customer Number 21966 OR ☐ Correspondence address below

| | | | | | |
|---------|-----------------------------------|-----------|--------------|-----|--------------|
| Name | Matthew J. Booth, Reg. No. 35,454 | | | | |
| Address | Strasburger & Price, LLP | | | | |
| Address | 600 Congress Ave., Suite 2600 | | | | |
| City | Austin | State | TX | ZIP | 78701 |
| Country | USA | Telephone | 512-499-3600 | Fax | 512-499-3660 |

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C. 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Name of Sole or First Inventor: ☐ A petition has been filed for this unsigned inventor

| | |
|--------------------------------------|------------------------|
| Given Name (first and middle if any) | Family Name or Surname |
| James S. | Blomgren |

| | | | | | | | |
|----------------------|---|-------|---------|---------|-------|-------------|-----|
| Inventor's Signature |  | Date | 9/17/99 | | | | |
| Residence: City | Austin | State | TX | Country | USA | Citizenship | USA |
| Post Office Address | 1122 Colorado, No. 1810 | | | | | | |
| Post Office Address | | | | | | | |
| City | Austin | State | TX | ZIP | 78701 | Country | USA |

☒ Additional inventors are being named on the 1 supplemental Additional Inventor(s) sheet(s) PTO/SB/02A attached hereto


Please type a plus sign (+) inside this box → ☐

PTO/SB/02A (3-97)
Approved for use through 9/30/98. OMB 0651-0032
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.



DECLARATION

ADDITIONAL INVENTOR(S)
Supplemental Sheet
Page 3 of 3

| | | | | | | | |
|--|---|-------|----|---|---------|-------------|-----|
| Name of Additional Joint Inventor, if any: | | | | <input type="checkbox"/> A petition has been filed for this unsigned inventor | | | |
| Given Name (first and middle [if any]) | | | | Family Name or Surname | | | |
| Fritz A. | | | | Boehm | | | |
| Inventor's Signature |  | | | Date | 9-16-99 | | |
| Residence: City | Dripping Springs | State | TX | Country | USA | Citizenship | US |
| Post Office Address | 111 Easy Street | | | | | | |
| Post Office Address | | | | | | | |
| City | Dripping Springs | State | TX | ZIP | 78620 | Country | USA |
| Name of Additional Joint Inventor, if any: | | | | <input type="checkbox"/> A petition has been filed for this unsigned inventor | | | |
| Given Name (first and middle [if any]) | | | | Family Name or Surname | | | |
| | | | | | | | |
| Inventor's Signature | | | | Date | | | |
| Residence: City | | State | | Country | | Citizenship | |
| Post Office Address | | | | | | | |
| Post Office Address | | | | | | | |
| City | | State | | ZIP | | Country | |
| Name of Additional Joint Inventor, if any: | | | | <input type="checkbox"/> A petition has been filed for this unsigned inventor | | | |
| Given Name (first and middle [if any]) | | | | Family Name or Surname | | | |
| | | | | | | | |
| Inventor's Signature | | | | Date | | | |
| Residence: City | | State | | Country | | Citizenship | |
| Post Office Address | | | | | | | |
| Post Office Address | | | | | | | |
| City | | State | | ZIP | | Country | |

Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

